Please use this identifier to cite or link to this item:
https://idr.l4.nitk.ac.in/jspui/handle/123456789/7337Full metadata record
| DC Field | Value | Language |
|---|---|---|
| dc.contributor.author | Gajanana, Abhyankar, B. | |
| dc.contributor.author | Shubhanga, K.N. | |
| dc.contributor.author | Girisha, Navada, H. | |
| dc.date.accessioned | 2020-03-30T09:58:52Z | - |
| dc.date.available | 2020-03-30T09:58:52Z | - |
| dc.date.issued | 2017 | |
| dc.identifier.citation | 2017 IEEE International Conference on Signal Processing, Informatics, Communication and Energy Systems, SPICES 2017, 2017, Vol., , pp.- | en_US |
| dc.identifier.uri | http://idr.nitk.ac.in/jspui/handle/123456789/7337 | - |
| dc.description.abstract | This paper presents the design and steady-state analysis of a Fixed Capacitor-Thyristor Controlled Reactor (FC-TCR)-based Static VAr Compensator (SVC). Reactive power compensation is demonstrated through the fundamental frequency analysis of the samples acquired from the designed system. The performance of the SVC in the presence of line reactance is also discussed. National Instrument (NI) based data acquisition system is used to perform the steady-state analysis. Besides, a few transient responses are also captured using the data acquisition system. � 2017 IEEE. | en_US |
| dc.title | Analysis of a laboratory scale three-phase FC-TCR-based static VAr compensator | en_US |
| dc.type | Book chapter | en_US |
| Appears in Collections: | 2. Conference Papers | |
Files in This Item:
There are no files associated with this item.
Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.